T R A C K       P A P E R
ISSN:2394-3661 | Crossref DOI | SJIF: 5.138 | PIF: 3.854

International Journal of Engineering and Applied Sciences

(An ISO 9001:2008 Certified Online and Print Journal)

Low Power and High Speed SAR ADC-A Review

( Volume 8 Issue 7,July 2021 ) OPEN ACCESS
Author(s):

Nishitha Palan, Nidhi Sampath, Pooja Vilekha Burujula

Keywords:

Calibration, comparator, high speed, low power

Abstract:

In the present technical era, with all the technological advancements in wireless communication and Complementary Metal Oxide Semiconductor (CMOS) scaling. It challenges analog designers to improve the Analog to Digital Converter (ADC) architectures. Thus leads their design to demand for a reduction in the power consumption. Along with it, it also calls for higher resolution, speed and smaller area. Analog to digital convertors are mainly power hungry compared to any other blocks in any architecture. Among the different Analog to digital convertors, Successive Approximation Register (SAR) Analog to digital convertor (ADC) is proven to provide results with lower power consumption and lesser area with higher speed and medium accuracy compared to others. So, in this paper, we discuss about the various approaches used in designing Successive Approximation Register Analog to digital convertor to provide an optimized design with low power and high speed.

DOI DOI :

https://dx.doi.org/10.31873/IJEAS.8.7.03

Paper Statistics:

Total View : 263 | Downloads : 254 | Page No: 37-42 |

Cite this Article:
Click here to get all Styles of Citation using DOI of the article.