Simulation of 7-Level AC–AC Sparse Modular Multilevel Converter

M. Anka Rao, R. Mayuri

Abstract—7-level AC-AC Sparse modular multilevel converter (SMMC) is proposed in this paper. It is a bi-directional multilevel converter and it is employed in high power and high voltage applications. It contains full bridge and half bridge SM’s on the middle arm, and low frequency converters on each side of the converter. In this converter more number of IGBT switches can work under soft switching mode. Control scheme is also proposed in this paper, it is utilized to obtain the capacitor voltage balancing. Capacitor voltages have some oscillations, harmonics will be decreased by applying modified PWM technique. Number of levels of the converter increases, voltage harmonics will be decreased and also switching frequency of the full bridge and half bridge arm IGBTs is decrease. The appropriateness of the 7-level AC/AC SMMC with Control scheme will be estimated by utilizing the MATLAB/SIMULINK software.

Index Terms—7-level AC/AC SMMC, Control design, Capacitor voltage balancing, Modified PWM technique.

I. INTRODUCTION

Now a days, multilevel converters have broad range of applications in many industrial applications such as FACTS devices, HVDC lines and renewable energy resource interfaces [1] – [3]. Multilevel converters can be categorised into three types. Those are diode clamped converter(DCC), Flying capacitor converter(FCC) and Cascaded H-bridge converter(HBC). If number of levels of the converter increases, there should be a complexity in capacitor voltage adjusting in DCC, FCC requires more number of capacitor and cascaded H-bridge converter requires more number of individual dc sources [5] - [6]. To overcome such limitations of the converters, modular multilevel converter (MMC) is proposed in 2003. MMC contains low voltage switches and offering the low harmonic distortions. Now a days, MMC [7] – [9] based HVDC systems are used for transmitting the power up to GW range. MMC is also have some drawbacks, i.e more number of IGBT switches can operate under hard switching mode and circulating current is also more. To overcome such limitations of MMC, a new bi-directional converter, i.e sparse modular multilevel Converter(SMMC) is proposed [10]. SMMC contains fewer number of components than compared with the other types of converter topologies. In this multilevel converter more number of IGBT switches can work under soft switching mode. In this proposed converter, by inserting the third harmonic frequencies the capacitor voltage gets balanced. FFT analysis for 5-level SMMC as shown in fig.1.1. It gives the value for total harmonic distortion (THD). To reduce the THD value, levels of the converter has to be increased. To reduce the THD value, 7-level SMMC is used in place of 5-level SMMC. 7-level SMMC is explained with control scheme in the following sections.

II. 7-LEVEL AC - AC SMMC

Fig. 2.1 shows the circuit diagram of 1 - Ø N-level AC/AC SMMC. Fig. 2.2 shows that circuit diagram of 1 - Ø 7-level AC/AC SMMC. It contains low frequency converter on each side, and middle arm contains three full bridge SM’s on upper leg and three half bridge SM’s on lower leg. By inserting the proper number of SM’s in the lower and upper legs of the middle arm, the necessary voltage on the each side of the converter can be obtained. Fig. 2.3 shows that simplistic diagram of 3 - Ø SMMC. No circulating current between different phases of 3 - Ø SMMC, because they are separated from each other by a 3 - Ø isolating transformer. Zero circulating current in the converter can be reduced by placing one reverse biased IGBT switch on each arm of the full bridge unfolder circuit. For higher number of levels, converter requires two or more reverse biased IGBT switches, on each arm of full bridge unfolder circuit. Both full bridge and half bridge unfolder circuits operate under zero voltage switching(ZVS) condition.
III. CONTROL SCHEME FOR 7–LEVEL SMMC

Fig. 3.1 shows that block diagram of control design. The proposed 7-level AC/AC SMMC can be controlled by using abc-dq reference frame theory. In this reference theory, AC side current can be controlled by using phase locked loop (PLL) on each side of the converter. PLL is employed to attain the synchronization mechanism. Two reference generators provides the reference ac currents to the current controller.

\[ P = \frac{V_s^2}{X} \sin \delta \]  
\[ Q = \frac{V_s^2}{X} \cos \delta \]  

Where \( V_s \) and \( V_p \) are the AC-side and grid voltages respectively, \( \delta \) is the angle between the AC- side and grid-side voltages and \( X \) is the filter reactance. The reactive powers \( Q_{act} \) and \( Q_{bref} \) are regulated to arbitrary values with in the ratings of the converter.

The proposed controlled scheme contains a current controller on the each side, which is used, to provide the expected true and reactive power interchange with the grid. Fig. 3.2 shows the block diagram for current controller. Current controller contains PI controller, which is employed to enhance the steady state response. Harmonics and oscillations in the capacitor voltage waveform can be decreased by applying modified PWM technique to converter. By changing the energy stored in the half bridge and full bridge arm capacitors, balance between the AC-side power and arm power can be achieved. On the full bridge arm side, capacitor voltage balancing can be maintained by introducing the third harmonic voltages.
IV. SIMULATION RESULTS

Fig. 4.1 shows that Simulink diagram of three phase 7-level SMMC. In this, Grid A operated at 50 HZ frequency and Grid B operated at 60 HZ frequency. Fig. 4.2 shows that Simulink diagram of subsystem that is single phase 7-level SMMC.

Fig. 4.3 shows that Simulink diagram of subsystem. Fig. 4.4 shows that Simulink diagram of subsystem1. Fig. 4.5 shows that Simulink diagram of current controller.

Fig. 4.6 shows that input voltage and current waveforms on Grid A side. Fig. 4.7 shows that output voltage and current waveforms on Grid B side. Fig. 4.8 (a) & (b) shows that capacitor Voltage waveforms of half bridge unfold circuit and full bridge unfold circuit. Fig. 4.9 shows that true and reactive power variations of a 7-level SMMC. Fig. 4.10 shows the FFT analysis of output voltage waveform.
Simulation of 7-Level AC–AC Sparse Modular Multilevel Converter

Fig. 4.6 Input voltage and current waveforms on Grid - A side.

Fig. 4.7 (a) Output voltage waveform on Grid – B side

Fig. 4.7 (b) Output Current Waveforms on Grid – B side

Fig. 4.8 (a) Capacitor voltage Waveforms of half bridge unfolder circuit

Fig. 4.8(b) Capacitor voltage waveforms of full bridge unfolder circuit

Fig. 4.9(a) True power variation of 7 – level SMMC

Fig. 4.9(b) Reactive power variation of 7 – level SMMC

Fig. 4.10 FFT analysis of output voltage waveform
V. CONCLUSION

In this paper, 7 – level AC - AC SMMC is proposed and control scheme with modified PWM technique is also discussed. In this converters more number of IGBT switches can operate under soft switching mode. So, losses in the converter is less. Hence efficiency of the converter has to be increased. By applying modified PWM technique to the converter, the oscillations and harmonics of the capacitor voltage waveform is reduced. From FFT analysis of 5-level and 7-level SMMC we can conclude that, number of levels of the converter increases THD will be reduced. The Simulation results attained from the MATLAB software shows the appropriateness of the 7 – level AC-AC SMMC.

APPENDIX

Simulation Parameters

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>RATING</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid – A Frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Grid – B Frequency</td>
<td>60 Hz</td>
</tr>
<tr>
<td>Grid – A and Grid – B Voltage</td>
<td>20 KV, 18.5 KV</td>
</tr>
<tr>
<td>Sub Module Capacitor</td>
<td>4 mF</td>
</tr>
<tr>
<td>Mean cell Capacitor Voltage</td>
<td>2000 V</td>
</tr>
<tr>
<td>Filter + Grid inductance</td>
<td>5 mH</td>
</tr>
<tr>
<td>Filter + Grid resistance</td>
<td>10mΩ</td>
</tr>
</tbody>
</table>

ACKNOWLEDGEMENT

I wish to thank Sri. M. ANKARAO M.Tech., (Ph.D), Assistant professor in dept. of EEE, JNTUA College of Engineering & technology, Anantapur for his valuable guidelines throughout my project work and extended his support for the success of this project. I take this opportunity to convey my sincere thanks to my parents, friends and to all those who have directly and indirectly contributed for the successful completion of my project.

REFERENCES


M. Anka Rao received M.Tech degree in power and industrial drives from JNTU College of engineering and technology, Anantapur in the year 2010. He is currently working as an Assistant professor in electrical and electronics department in JNTU College of engineering & technology, Anantapur. He awarded a B.Tech degree in Electrical and Electronics Engineering from Andhra University in the year 2006. He is currently working towards the Ph.D degree in power and industrial drives at JNTU college of Engineering & technology, Anantapur.

R. Mayuri received B.Tech degree in Electrical and Electronics Engineering from Rajeev Gandhi Memorial College of Engineering and Technology, Nandyala in the year 2016. She is currently working towards the M.Tech degree in Power and Industrial Drives in JNTU College of Engineering & Technology, Ananatapur.