Design of Reverse Converter Using Parallel Prefix Adders and CRT

J. Brindha Devi, G. Rohinipriya

Abstract — The efficient design of Residue Number System (RNS) reverse converter based on Parallel Prefix Adder and Chinese Remainder Theorem is analyzed. In nowadays system, to achieve high speed reverse converter by the use of parallel prefix adder. And also the parallel prefix based adder components is used to solve the high power consumption problem and provide better tradeoff between power consumption and delay. The parallel prefix adder structure can implement by interconnecting only small number of different modules.

Index Terms—Reverse converter, RNS, CRT.

I. INTRODUCTION

The residue number system (RNS) plays significant role due to its low power consumption features and reasonable delay. The Residue Number System can provide carry free and fully parallel arithmetic operations for several applications such as digital signal processing and also cryptography. the RNS is Non-weighted Number system capable of providing a parallel carry free arithmetic. It can map large number to small residues without any need for carry propagation. For successful RNS based application, the choice of moduli set and hardware design of residue to binary conversion is very important. The residue to binary conversion is time consuming and hard operation. The approach to improve the performance of converters is: (i) a novel arithmetic formulation and new algorithms are design to achieve simplified conversion formulas. (ii) New moduli sets are introduced, that can lead to more simple calculations. There are several well known adder architecture such as carry save adder and ripple carry architecture are used to implement carry propagate adder, that fast and expensive adders are carry look ahead or parallel prefix adder. To design the fast reverse converter, parallel prefix architecture is employed. The usage of parallel prefix adder architecture ti to implement converters, it increases the speed and also increase the area and power consumption. This increase of power consumption makes the reverse converter is not competitive.

A. Analogous Work

The main parts of the Residue Number System (RNS) are the forward converter, modulo arithmetic units and the reverse converter. The reverse converter consists of complex and non-modular architecture. The significant effects on the reverse converter performance based on the moduli set and conversion algorithm. So that different moduli set have been introduced and also the selection of hardware components is also important for the RNS performance. The parallel prefix adders with high speed feature have used in RNS modular arithmetic channels. The performance gain due to parallel carry computation structures, based on different algorithm such as Sklansky and Kogge-Stone have maximum and minimum fan out and provide minimal logic depth.

II. PROSPECTIVE METHOD

A. Parallel prefix based components

The Chinese remainder theorem (CRT) depends on the RNS reverse conversion, can be directly mapped to Ripple Carry Adders (RCA). This leads to speed degradation, due to linear increase of the delay in the Ripple Carry Adder with minimum number of bits. Parallel prefix adder used in RNS reverse converters to bind the delay to logarithmic growth. In reverse converters, many number of parallel prefix adders are required. If one adder is used, the bit length of the adder is large; this results in high power consumption. To achieve the final binary representation, one regular binary addition is required in reverse converter structures. This final addition has the total delay of the converter due to large bit length of the operands.

B. Residue Number System

The residue number system (RNS) is a non-weighted number system which speeds up arithmetic operations by dividing them into smaller parallel operations. Since the arithmetic operations in each moduli are independent of the others, there is no carry propagation among them and so RNS leads to carry-free addition, multiplication and borrow-free subtraction. RNS is one of the most effective techniques for reducing the power dissipation in VLSI systems design. A Residue Number System (RNS) is an integer number representation system which, speeds up arithmetic computations by decomposing a number X into a set of elements, say \((x_1,x_2,...,x_n)\), called the residues of the integer \(X\) with respect to a moduli set \(\{m_1,m_2,...,m_n\}\).

C. Parallel prefix block
The parallel prefix structure consists of three main blocks, they are

- Preprocessing Stage
- Prefix Carry Tree
- Postprocessing Stage

The parallel prefix adder operation begins with preprocessing stage by generating the Generate \((G_i)\) and Propagate \((P_i)\). The prefix carry tree get proceeded with the previous block signal to yield all carry bit signal and these stage contains three logic complex cells such as Black cell, Gray cell, and Buffer cell. Black cell compute both the propagate \((P(i,j))\) and generate \((G(i,j))\). The gray cell executes only the generate \((G(i,j))\). The carry bits generated in the second stage get passed to the post processing block thereby generating the sum.

: Operation Of Parallel Prefix Structure

\[\begin{align*}
G_m:n &= A_n \text{ AND } B_n \quad \text{--- 1} \\
G_0 &= C_{in} \quad \text{--- 2} \\
P_m:n &= A_n \text{ XOR } B_n \quad \text{--- 3} \\
P_0 &= 0 \quad \text{--- 4} \\
G_m:n &= G_n:k \text{ OR } P_n:k \text{ AND } G_k-1:n \quad \text{--- 5} \\
P_m:n &= P_n:k \text{ AND } P_k-1:j \quad \text{--- 6} \\
S_n &= P_n \text{ XOR } C_{in} \quad \text{--- 7}
\end{align*}\]

The Brent Kung adder prefix structure is to achieve the higher speed with reduced power consumption. On comparing with other parallel prefix adder, the BK adder is chosen for minimum fanout and should be higher speed in operation than others. The structure is elaborated for the proposed design having the modulo addition of \((4n+1)\) for \(n=5\).

: 4 bit BK Adder Structure

D. HMPE Structure (Hybrid Modular Parallel-Prefix Excess One Adder)

The HMPE structure consists of two parts

- Regular prefix adder
- Modified Excess One Unit

In HMPE structure, the two operands are added using the parallel prefix adder structure, and adder result is conditionally incremented based on control signals generated by the prefix section to assure the single zero representation.

The HMPE structure is highly flexible, it can be used with every prefix networks. Hence, the circuit performance parameters such as area, delay, and power-consumption can be adjusted by selecting the desired prefix structure.

To address this problem by eliminating the additional prefix level, instead of using a modified excess-one unit. The modified excess one unit is able to perform a conditional increment based on control signals. Kogge-Stone adder prefix structure is used in HMPE to achieve the high speed with reduced area cost. In the Modular parallel prefix excess one unit, Three logic-level basic cells are used for the kogge-stone adder based HMPE and Brent-kung adder based HRPX in the modified high speed reverse converter design.

E. Reverse Converter

The correct selection of a moduli set plays an important role in the design of the RNS systems because speed of RNS arithmetic unit as well as complexity of residue to binary converter depends on the form and the number of the moduli set. Another important one for reverse converter design is the selection of an proper conversion algorithm. The algorithms of reverse conversion are mainly based on Chinese remainder theorem (CRT), mixed-radix conversion (MRC) and new Chinese remainder theorems (New CRTs). From that, New CRTs have simple computations and can efficiently realize in hardware.

A weighted number can be \(X\) represented as \(X = (x_1, x_2, \ldots, x_n)\).
Where
\[ x_i = X \mod P_i = [X]_{p_i}, 0 \leq x_i < P_i \quad \text{(1)} \]

New Chinese Remainder Theorem 1: For the 4-moduli set \( \{ p_1, p_2, p_3, p_4 \} \), the number can be converted from its residue representation by New CRT-I as follows:
\[ X = x_1 + P_1 k_1(x_2 - x_1) + k_2 P_2(x_3 - x_2) + k_3 P_3 P_4(x_4 - x_3) \quad \text{(2)} \]

Where
\[ |k_1| \times P_1 \times P_2 \times P_3 \times P_4 = 1 \]
\[ |k_2| \times P_1 \times P_2 \times P_3 = 1 \]
\[ |k_3| \times P_1 \times P_2 \times P_3 \times P_4 = 1 \quad \text{(3)} \]

New Chinese Remainder Theorem 2: For the 4-moduli set \( \{ p_1, p_2, p_3, p_4 \} \), the number \( X \) can be calculated from its corresponding residues \( (x_1, x_2, x_3, x_4) \) using the following equations.
\[ X = Z + P_1 P_2 k_3(Y - Z) \mod P_1 \]
\[ Z = x_1 + P_1 k_2(x_2 - x_1) \mod P_2 \]
\[ Y = x_3 + P_3 k_3(x_4 - x_3) \mod P_3 \]
\[ k_1 \times P_1 \times P_2 \times P_3 \times P_4 = 1 \]
\[ |k_2| \times P_1 \times P_3 \times P_4 = 1 \]
\[ |k_3| \times P_1 \times P_2 \times P_4 = 1 \quad \text{(4)} \]

New CRT II and I are applied to derive efficient reverse conversion algorithms for the new moduli set \( \{ 2^n - 1, 2^n, 2^{n+1}, 2^{2n+1} - 1 \} \) and \( \{ 2^n - 1, 2^n + 1, 2^{2n} + 1, 2^{2n+1} \} \), respectively.

IV. RESULTS AND DISCUSSIONS

The simulation result of reverse converter design, where \( n=4 \), then the 4 residues are \( x_1, x_2, x_3, x_4 \), and inputs are denoted as \( x_1, x_2, x_3, x_4 \). The weighted binary number is obtained from New CRT based algorithm for 4-bit moduli set. Shown in Fig. 7, Output will be obtained from residues and is denoted as ‘X’ in figure. (2^201) modulo addition in reverse converter is performed by HMPE adder component. (4n+1) addition of reverse converter is performed by HMPE & HPRX adder components.

Table 1. Comparison table for existing and proposed system

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Existing system (CSA)</th>
<th>Proposed system (HMPE &amp; HPRX BK)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Delay</td>
<td>5.760ns</td>
<td>5.514ns</td>
</tr>
<tr>
<td>Area</td>
<td>Number of inputs in existing system is 145</td>
<td>Number of inputs in proposed system is 81</td>
</tr>
<tr>
<td>Power</td>
<td>0.052W</td>
<td>0.034W</td>
</tr>
</tbody>
</table>

V. CONCLUSION

The reverse converter for 4n-bit moduli set with \( n=4 \) has been designed, simulated and synthesized. The current reverse converter architectures is applied to enhance their performance and adjust the cost and performance parameters. A new parallel prefix based adder components were introduced to provide the required tradeoff between performance and cost. The components are specially designed for reverse converters. Implementation results shows that the reverse converters based on these components improve the speed. When compared with the original converters, the proposed converter, reduce the power consumption.

REFERENCES

[4] A. S. Molahosseini, K. Navi, C. Dadkhah, O. Kavehei, and S. Timarchi, “Efficient reverse converter designs for the new 4-moduli sets \( \{ 2^n - 1, 2^n, 2^{n+1} + 1, 2^{2n+1} - 1 \} \) and \( \{ 2^n - 1, 2^n + 1, 2^{2n} + 1, 2^{2n+1} \} \) based on new CRTs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 823–835, Apr. 2010.

Fig. 6. Output for Reverse Converter